fdiniello/HDLfilter
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

Nada

Browse Source
This commit is contained in:
epilef
2017-03-08 09:27:39 -03:00
parent 26dc3504db
commit 9a850c28e4
10 changed files with 469 additions and 275 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
FiltroHDL/FiltroHDL.xise
View File

@@ -25,7 +25,7 @@
<association xil_pn:name="PostRouteSimulation" xil_pn:seqID="16"/>
<association xil_pn:name="PostTranslateSimulation" xil_pn:seqID="16"/>
</file>
<file xil_pn:name="array_functions.vhd" xil_pn:type="FILE_VHDL">
<file xil_pn:name="filter_pkg.vhd" xil_pn:type="FILE_VHDL">
<association xil_pn:name="BehavioralSimulation" xil_pn:seqID="33"/>
<association xil_pn:name="Implementation" xil_pn:seqID="1"/>
</file>